In order to model effectively the output waveform and the propagation delay of a CMOS gate, the knowledge of the time point when it starts conducting is essential. An efficient method for calculating analytically this point taking into account the structure of the gate and the input waveform is introduced. Such a method can be easily integrated in a timing analysis system.
effective single equivalent ramp [2] . Consequently, in order to develop accurate models of the gate behavior, it is vital to calculate accurately the exact time point when parallel or serial connected transistors, which receive the same input, start conducting.
Parallel transistor structures are trivial to handle, since the starting point of conduction of the parallel group is the same to that of a single transistor (time point when the input becomes equal to the threshold voltage). However, the calculation of the starting point for the serial transistor structure (transistor chain) is more complicated and depends, apart from the input slope and threshold voltage, on the number of the transistors, the parasitic coupling and node capacitances, the body effect, the transistor's drivability and the supply voltage.
The effect of all these factors has to be captured by a closed mathematical expression that can be incorporated in existing gate models.
II. Analysis
In a transistor chain with initially discharged internal nodes and the same input ramp (with transition time ô) applied to the gates of all transistors (Fig. 1a) , the closer to the output transistors start conducting later because of a gradual increase in their source and threshold voltage. Let us consider the example of a six nMOS transistor chain through which the output load is discharged. The analysis for a pMOS transistor chain is symmetrical. Fig. 2b shows a simplified representation of the actual drain voltages of the five lower transistors shown in Fig. 2a .
Because of coupling capacitance between transistor gates and the drain/source nodes, drain voltages tend to follow the input ramp until all lower transistors start conducting. Initially the transistors are in the cut-off region and the coupling capacitance, C M , is calculated as the sum of the gate-to-source and gate-to-drain overlap capacitance of the upper and lower transistor respectively, at each node.
Until the time when the transistor below the i-th node starts conducting, the voltage waveform at that node, V i [t], as it is isolated between two cut-off transistors, is derived by equating the current due to the coupling capacitance of the node, I + M i
, with the charging current of the parasitic node capacitance
After the time at which all transistors below the i-th node start conducting ( ) t I i and until the time at which the complete chain starts to conduct (t on ), this node is subject to two opposite trends. One tends to pull the voltage of the node high and is due to the coupling capacitance between input and the node and is intense for fast inputs and high coupling to node capacitance ratio. The other tends to pull its voltage down because of the discharging currents through all lower transistors and is more intense for nodes closer to the ground.
When a transistor starts to conduct, e.g. transistor #i, it operates initially in saturation. Therefore, since its gate-to-drain coupling capacitance is very small, the second (except for the case of very fast inputs where, however, the requirement for accuracy is relaxed since the value of t on remains small) from the above mentioned trends dominates after time t I i and the voltage at node i decreases (Fig. 2) . This continues until time t I i+ when transistor #i+1 starts conducting and enters saturation. Transistor #i, since its V GS continues to increase after time t I i while its V DS decreases, will enter the linear region close to t I i+ .
From this point on, the gate-to-source coupling capacitance of transistor #i+1 increases by ( ) This observation has also been verified by SPICE simulations (Fig. 2a) . The node voltages start to rise again when the complete chain starts conducting at time t on.
Additionally, the slope of the voltage waveform during [ t t ( )
where the transconductance k s is measured on the I-V DS characteristics and V TO is the zero bias threshold voltage. For simplicity the velocity saturation index á which is imposed by the á-power law model [3] , is considered one, which is a reasonable approximation for submicron devices. 
where 
